Документ взят из кэша поисковой машины. Адрес оригинального документа : http://www.atnf.csiro.au/research/electronics/docs/bcc/ifmanmk1.pdf Дата изменения: Thu Mar 11 08:53:32 1999 Дата индексирования: Tue Dec 25 14:59:56 2007 Кодировка:

External Bus Interface Documentation

1

AUSTRALIA TELESCOPE NATIONAL FACILITY PC ISA BUS EXTERNAL BUS INTERFACE
11-Mar-1999

General Description. The AT correlator "External bus interface" is designed to interface to an 80x86 mother board's 8/16 bit ISA bus. The external bus provides addressing for 32K by 16-bit words of memory and six specific purpose 16-bit registers. The external bus consists of a non-multiplexed, 50 pin header, containing... o o o o o o o 16 data lines (D15..0) 15 address lines (A14..0) Write/Read control line (-WR) A command acknowledge line (-ACK) A general purpose strobe line (-STB) Six specific purpose strobe lines (-R5STB..-R0STB) Eight ground lines.

One "External bus interface" board may optimally interface upto three external buses (channels) at once in one ISA slot. For proper software operation the hardware should be configured before use. This is described in the section Hardware Configuration.

03/11/99

4:53 PM


External Bus Interface Documentation

2

Figure 1 shows a simplified board layout, showing the relative positions of the XILINX chips, the dip switches and the links on the board.
Mouting Bracket SW5 SW4 LK6 ISA-AT (16 bits) ISA-XT (8 bits) ISA bus connectors. External Bus 0 External Bus 1 External Bus 2 SW 1 LK4 LK3 XC4 SW 2 SW 3 LK5

XC1

XC2

XC3

Figure 1 - Simplified board layout, Component Side View.

03/11/99

LK1 LK2

4:53 PM


External Bus Interface Documentation

3

Hardware Set-up XILINX Configuration There are two functions served by the Xilinx chips on the interface. 1. Device selection and contention resolution. This function is wholly carried out by XC4. Which is normally an XC3020PC84-70. This chip must always be present, even if only one external interface is to be used and no device contention is possible. 2. External bus interfacing. This function is provided by XC3, XC2 and XC1 independently of each other. This device is normally an XC3064PC84-70. Each one of these chips handles all of the interfacing with an external bus. They require XC4 for contention resolution and to provide the XCn-ENABLE signal. Configuration Minimum Partial Maximum XC4 4 4 4 XC3 4 4 4 XC2 7 4 4 XC1 7 7 4

Table 1 - Possible Interface Configurations The interface may be a Minimum, Partial or Maximum configuration as shown in Table 1. The associated IC's required for each configuration are described in the Hardware Assembly section. XILINX Configuration PROMS Outline of XILINX configuration methods... Using One PROM: The most efficient method of configuring the XILINX chips is to use one single configuration PROM in socket U15. This would be an XC1765S or compatible ATT1765F serial PROM. This would involve having XC4 in MASTER-SERIAL mode, and the rest in SLAVE-SERIAL mode. XC4 would program itself first, then serially pass on data to the other chips, which would receive the data simultaneously. This method would see XC4 configured first, however, it will not enter the programmed state until the PROM has reached it's terminal count. Using Two PROMs: A second method which is simpler to implement would be to use one PROM for the address decoder chip XC4 in U15, and a second PROM for XC3, XC2, and XC1 in U18. The first PROM would be an XC1736S (or compatible) with the XILINX chip XC4 in MASTER-SERIAL mode. The second PROM would be an XC1765S (or compatible) with the XILINX chip XC3 in MASTERSERIAL mode, and the rest in SLAVE-SERIAL mode. In this case the two PROMS would operate independently of each other. XC3 would also pass on the configuration data to XC2 and XC1 as it simultaneously configured itself. This method would see all four chips configured at start-up. Using Four PROMs: An alternate method which is less efficient would be to use an individual PROM for each XILINX chip. This would involve using an XC1736S (or compatible) in U15 and a XC1765S (or compatible) in each of U18, U19 and U20 for each of XC3, XC2 and XC1 respectively. Each XILINX chip would be in MASTER-SERIAL mode and would configure independently of each other upon start-up. Method 1: using only one PROM... This method as outlined above is the most efficient method, as it only uses one configuration prom in U15 to configure all 4 XILINX chips. The PROM used would have to be an XC1765S or compatible. One limitation of this method, is that XC3, XC2 and XC1 must have the same configuration file.

03/11/99

4:53 PM


External Bus Interface Documentation

4

Programming the PROM would involve using the PROM utility in the Xact Design Environment. The PROM file for XC4 would be loaded at address 0x0000 in the UP direction. Then the PROM file for XC3, which will also be used to load XC2 and XC1, would then be loaded after the first file, also in the UP direction. The file can now be saved, and the PROM programmed. As described in the outline above, XC4 must be in MASTER-SERIAL mode and the other chips in SLAVE-SERIAL mode. This involves placing three jumpers in link LK5. No jumpers are required in LK6 as XC3, XC2 and XC1 default to SLAVE-SERIAL mode.

U20 Data CClk Serial Prom

U19 Data CClk Serial Prom

U18 Data CClk Serial Prom

U15 Data CClk Serial Prom

XC1 CClk Din M0 M1 M2 Vcc Slave-Serial Mode Vcc

XC2 CClk Din M0 M1 M2 Vcc

XC3 CClk Din M0 M1 M2 GND

XC4 CClk Dout Din M0 M1 M2

Slave-Serial Mode

Slave-Serial Mode

Master-Serial Mode

Figure 1 - Shows simplified signal flow from PROM to XILINX chips. Jumpers need to be installed in link LK4 to patch the clock and data from XC4. Linking all the jumpers will provide the hookup required for this configuration.

03/11/99

4:53 PM


External Bus Interface Documentation

5

Method 2: using two PROMs... This method as outlined above is much simpler to implement, as the PROM's only contain one configuration each, they are easier to compile. A PROM would be used in U15 to configure XC4, this would be an XC1736S (or compatible). A separate PROM would be used in U18 to configure XC3, XC2 and XC1 simultaneously. This would be an XC1765S (or compatible). One limitation of this method is that XC3, XC2 and XC1 must have the same configuration file. Programming the PROMs would involve using the PROM utility in the Xact Design Environment. The PROM file for XC4 would be loaded at address 0x0000 in the UP direction and saved. This would be repeated for XC3 on a new PROM file. The files can now be used to programme each PROM. As described in the outline above, XC4 and XC3 must be in MASTER-SERIAL mode and the rest in SLAVE-SERIAL mode. This involves placing three jumpers in link LK5 for XC4. One jumper would be required in LK6 - position 3, to switch XC3 into MASTER-SERIAL mode. No jumpers are required for XC2 and XC1 as they default to SLAVE-SERIAL mode.
U20 Data CClk Serial Prom U19 Data CClk Serial Prom U18 Data CClk Serial Prom U15 Data CClk Serial Prom

XC1 CClk Din M0 M1 M2 Vcc Slave-Serial Mode Vcc

XC2 CClk Din M0 M1 M2 GND

XC3 CClk Din M0 M1 M2 GND

XC4 CClk Dout Din M0 M1 M2

Slave-Serial Mode

Master-Serial Mode

Master-Serial Mode

Figure 2 - Shows simplified signal flow from PROMs to XILINX chips. Jumpers need to be installed in LK4 to patch the clock and data from XC3. Linking the jumpers at positions 1, 2, 4 and 5 will do this. Links at positions 3 and 6 are left out, as they tie in XC4, which is to be isolated for this configuration. Method 3 - using 4 PROMs... This method as outlined above is the most versatile. It uses one PROM for each XILINX chip. This allows every chip to have it's own independent configuration. Unfortunately, this requires the use of four PROMS. The PROM for XC4 would be placed in U15 and would be an XC1736S (or compatible). The PROMs for XC3, XC2 and XC1 would be XC1765S (or compatibles). Programming the PROMs would involve using the PROM utility in the Xact Design Environment. The PROM files need to be loaded starting at address 0x0000 going UP, and saved. This would be done for all of the PROMs separately. The files are now ready to be programmed into the PROMs. As described in the outline above, all of the XILINX chips must be in MASTER-SERIAL mode. This involves placing three jumpers in link LK5 for XC4 and jumpers in all three positions of link LK6 for XC3, XC2 and XC1.

03/11/99

4:53 PM


External Bus Interface Documentation
U20 Data CClk Serial Prom XC1 CClk Din M0 M1 M2 GND Master-Serial Mode GND Master-Serial Mode U19 Data CClk Serial Prom XC2 CClk Din M0 M1 M2 GND Master-Serial Mode U18 Data CClk Serial Prom XC3 CClk Din M0 M1 M2 GND Master-Serial Mode U15 Data CClk Serial Prom XC4 CClk Dout Din M0 M1 M2

6

Figure 3 - Shows simplified signal flow from PROMs to XILINX chips. Jumpers should not be placed in LK4 as each chip is required to configure itself independently. Device Address Switches The base addresses for each of the external buses must be selected by setting the 10-way DIP switches near XC4. These switches represent the ISA address lines ISA-A14..5 inclusive. ISA-A15 is always assumed to be "0" by the address decoder chip XC4. This effectively limits the possible addresses to the lower 512KB of the ISA I/O space. If two or more switches are set to the same address, the device contention logic in XC4 will ensure that only one device will be selected, with priority given in the order XC3, XC2 and finally XC1. It is advisable, that if more than one external bus is to be run from the same interface, that their relative base addresses be 1KB apart in the I/O space. This is so that minimal I/O space will be used by the interface. This maintains compatibility with any ISA-XT devices that only decode 10 address bits. See references. A suitable place in the ISA I/O space must be found with at least 32 bytes of I/O free on a 32 byte boundary. This is in case any future changes to the interface will have full access to a 32 byte block starting at the base address. Interrupt Request Line The interrupt request line must be installed using a jumper on the interface board. One single jumper must be placed in the link LK3 marked IRQ. Choose the interrupt number required by the system, or by the software. If no interrupt line is selected, no interrupts will reach the platform CPU regardless of the software selection. If the incorrect interrupt line is selected the system may hang. Note also that all three external buses on the interface share the same IRQ line. Hence the software must poll all three devices to find out which one is interrupting. DMA Request Line The DMA request line must be installed by using a jumper on the interface board. One single jumper must be placed in the link LK1 marked DMA REQ. Choose the DMA request line required by the system, or by the software. This must be the same as the DMA acknowledge line. If no DMA request line is selected, no DMA will be possible regardless of the software selection. If the incorrect DMA request line is selected the system may hang. Note that all three external buses on the interface share the same DMA REQ line. Hence the software must be very careful only to enable one device for DMA at any one time.

03/11/99

4:53 PM


External Bus Interface Documentation

7

DMA Acknowledge Line The DMA acknowledge line must be installed by using a jumper on the interface board. One single jumper must be placed in the link LK2 marked DMA ACK. Choose the DMA acknowledge line required by the system, or by the software. This must be the same as the DMA request line. If no DMA acknowledge line is selected, no DMA will be possible regardless on the software selection. If the incorrect DMA acknowledge line is selected the system may hang.

03/11/99

4:53 PM


External Bus Interface Documentation

8

Programming Introduction The "External bus interface" looks like three sets of registers in the ISA bus' I/O space. Offset address 0x14 0x10 0x0E 0x0C 0x0A 0x08 0x06 0x04 0x02 0x00 Register MODE STATUS R5 R4 R3 R2 R1 R0 DATA ADDRESS Domain Local Local External External External External External External External Local - Special

Table 1. -Summary of registers and offset addresses. Table 1 shows the registers available for each channel of the interface. The offset address should be added to the base address, which is switch selectable on the board. Each channel has it's independent base address. The name of each register describes it's basic function, and the right column describes the Read and Write capability and the domain of the register. The registers marked external pass through the interface without modification. The local registers are stored on the board and are not accessible through the external bus. The register ADDRESS is an exception to the above paragraph. It is stored on the board, however, it is sent to the external bus via the A14..0 dedicated address lines. This register also possesses other special functions relating to DMA which are explained later. Software Set-up The options that may be controlled by software are... o 8 or 16 bit ISA bus cycle instruction modes. o The CPU interrupt mask. o External bus timeout delay. o DMA facilities. The following local registers contain the configuration data for each external bus on the interface board.

03/11/99

4:53 PM


External Bus Interface Documentation

9

Mode Register

Read and Write MSB SPARES Soft Ext Bus Timeout Software Delay Enable Address Increment Enable DMA Enable
Figure 1 - Mode Register breakdown. Soft Ext Bus Timeout, is the maximum time in BCLK's that the interface will wait for an -ACK signal from the Block before aborting a transfer. This delay is valid for all cycles that are external to the interface. The default value in this register is zero, however, the software delay must be enabled by using the Software Delay Enable bit in the register. The hardware default for the timeout delay is 15 BCLK's. The maximum achievable delay is 2048 BCLK's, which is the recommended maximum to operate safely without memory brown-outs occurring. Software Delay Enable activates the Soft External Bus Timeout Delay when set to "1". The default state is "0", which allows the hardware default to become effective upon start-up. Address Increment Enable sets up an increment on the ADDRESS register after every cycle (Read or Write) to the external bus. The default state is "0", which disables this function. DMA Enable instructs the interface to proceed with a DMA access cycle. It will assert the DMA-REQ line for the interface board until the appropriate DMA-ACK signal is received from the ISA bus. The DMA-REQ and DMA-ACK signals must be configured on the interface hardware using jumpers, consult the Hardware Set-up section. The direction of the transfer is set up by the DMA controller chip on the ISA platform through software. The DMA process may be configured to access the same external address or an incrementing external address through the use of the Address Increment Enable bit. The default state for DMA Enable is "0", which disables DMA upon start-up.

Bit 8 Bit 7

LSB

03/11/99

4:53 PM


External Bus Interface Documentation

10

Read Only MSB SPARES Bit 7

Read and Write LSB

SPARES Master Interrupt Enable DMA Interrupt Enable External Bus Timeout Interrupt Enable DMA Interrupt External Bus Timeout Interrupt
Figure 2 - Status Register breakdown.

The Status Register consists of two parts, as which contains interrupt information for the contents. The LSB half is a read and write software to enable/disable specific interrupts,

can be seen in Figure 2. The MSB half is a read only byte CPU. Attempting to write to this byte will only reset its byte, which contains an interrupt mask. This allows the or all at once; using the Master Interrupt Enable bit.

Master Interrupt Enable bit is one bit that enables/disables all other interrupts. This may be done quickly without changing the states of the other individual interrupts. The default state is "0", which disables all interrupts. The specific hardware interrupt that is asserted is determined by the hardware. See Hardware Set-up for more information. If more than one external bus is operating on one board, they all share the same interrupt lines, hence the software must poll the upper byte of this register in conjunction with the lower byte, to see which asserted the interrupt. DMA Interrupt Enable is the mask bit for the DMA Interrupt for the CPU. This interrupt is asserted when the TC signal is received from the platform CPU. It must be enabled in conjunction with the "Master Interrupt Enable" bit, in order for the software to become aware that a DMA block has been transferred. The default state is "0", which disables this interrupt. External Bus Timeout Interrupt Enable is the mask bit for the CPU interrupt generated by a Timeout occurring on the external bus. This may be due to either the software selected timeout, or the default timeout. This interrupt indicates that a transfer cannot take place. This bit must be enabled in conjunction with the "Master Interrupt Enable" bit, in order for the interrupt to be generated on the ISA bus. The default state is "0", which disables this interrupt. DMA Interrupt bit is asserted when the platform controller asserts the TC (Terminal Count) signal after a DMA transfer involving the specific external bus. This is the only indication to the software that a DMA block has been transferred. The actual hardware interrupt generated is determined by the hardware configuration on the interface. See the Hardware Set-up section for more information. The software must poll all the external buses connected to the interface and check both the interrupt mask bits and the interrupt status bits to determine if an interrupt has occurred. All the interrupt bits will be cleared after a read or write to the top half on the Status Register.

03/11/99

4:53 PM


External Bus Interface Documentation

11

External Bus Timeout Interrupt bit is asserted when a timeout has occurred while attempting to read or write to the external bus. This is due to a failure to receive a -ACK signal from the block in good time. The timeout time is determined by either the software delay or the default hardware delay, depending which is enabled at the time. The actual hardware interrupt generated is determined by the hardware configuration on the interface. See the Hardware Set-up section for more information. As with all interrupts, the software must poll all the external buses connected to the interface and check both the interrupt mask bits and the interrupt status bits to determine if an interrupt has occurred. All the interrupt bits will be cleared after a read or write to the top half on the Status Register. Address Register

Read and Write Bit 7 LSB

MSB

External Bus Address Unused
Figure 3 - Address Register breakdown. The Address Register always contains the current address being sent out on the address lines A14..0 on the external bus. It may be read or written to at any time, except during a DMA transfer cycle. During a DMA transfer the "Automatic Address Increment Enable" bit in the Mode register will cause the ADDRESS value in this register to increment by two byte address values, ie: after each word is transferred, the word address will increment by one. It may be checked after a DMA transfer to see how many words were transferred. The default address value upon start-up of this register is "0x0000".

03/11/99

4:53 PM


External Bus Interface Documentation

12

Appendix A - External Bus Description Signal Descriptions A14..A0 D15..D0 -WR -STB -ACK -RnSTB Address lines. Data lines. Write line. If high when -STB goes low indicates that transaction is a read. If low when -STB goes low indicates that the transaction is a write. Strobe line. High to low edge indicates valid address on A15..A0 and valid -WR line. For a data write, it also means that the data lines D15..D0 are also valid. Acknowledge line, High to low transition from the slave means that it as finished with the data placed on the bus by the host. Register n strobe line. Same as for the -STB line, but indicates a transaction with Register n. The address lines are undefined. The data and the -WR line have the same meaning as for the -STB signal. carried out on the The addressed read using the ADR and of the six registers

External Bus Protocol and Timing. Four types of transactions can be external bus, Addressed Read, Addressed Write, Register Read and Register Write. and write refer to reading and writing to an addressable location on the external bus DATA register. Register reading and writing refers to reading and writing from one on the bus (R0..R5).

The timing diagram for Addressed Read and Addressed Write appear in Fig(2) and Fig(3) respectively. On a read transaction, the external bus host (the QBUS interface board) places the address on the address lines (A[14..0]) and sets -WR High. Some time later the host asserts -STB. This is used to indicate that A[14..0] and -WR are valid. The slave must then place the required data on the data lines (D[15..0]) and sets -ACK low some time later. In response to this the host deasserts -STB and the slave must then deassert -ACK and tri-state it and the data lines. When the host wishes to write to the bus, it sets up the data on D[15..0], address on A[14..0] and sets -WR low and some time later asserts -STB to indicate that valid address and data are on the bus. When the slave has finished with the data, it asserts -ACK low. The host then deasserts -STB. The slave then deasserts -ACK. Protocol for transactions dealing with the external bus registers is similar to those dealing with the addressable locations on the bus, except that the address lines are no longer necessary, and assume don't care states. Each of the four registers has its own strobe line on the external bus (-RnSTB, where n=0..5). When the slave detects one of the -RnSTB lines active, it performs the read or write on that register. (Note, the address bus will always reflect the contents of the address register. There is, therefore, no reason why the address lines cannot be used in conjunction with a -RnSTB line for additional functionality). The timing values for the external bus are given in Table(2). There are maximum values on the response times (-STB to -ACK) so that a timeout mechanism may be employed to detect nonexistent and faulty memory and registers. Such a condition is detected on the QBus by a timeout on the register access.

03/11/99

4:53 PM


External Bus Interface Documentation

13

Timing Diagrams

t ADDR -WR -(Rx)STRB DATA

AC su

t

AC h

(note 1)

(note 2)

-ACK

(ACK Tristate)

t t Dsu t ack

STRB ho

t

BUS li

BCC IF Read Transaction
Fig(2): Read Transaction

t ADDR -WR -(Rx)STRB DATA

ADC su

t

ADCh

(note 1)

(note 2)

-ACK

(ACK Tristate)

t

t
ack

STRBho

t

BUSli

BCC IF Write Transaction
Fig(3): Write Transaction.

03/11/99

4:53 PM


External Bus Interface Documentation

14

Notes to 1. The may 2. The

figs 2 and 3: ACK line is pulled high by a 4K7 (nom) resistor at the Interface card end The ACK driver remain tri-stated up until it needs to drive the line low. ACK line should be driven high before being tri-stated.

Quantity

Min Address/Control setup. Address/Data/Control setup. ACK response. Address/Control hold. Address/Data/Control hold. Data setup. Bus linger before tri-state. Strobe Hold after ACK. Table(2): External Bus timing constraints. 0nS 32nS 32nS 32nS 0nS

Max

t t

ACsu ADCsu

tack

2µS 32nS 32nS 32nS 2µS

tACh tADCh tDsu tBUSli tSTRBho

03/11/99

4:53 PM


External Bus Interface Documentation

15

50 pin header

D0 D2 D4 D6 D8 D10 D12 D14 GND GND GND GND GND GND GND GND GND GND A13 A11 A9 A7 A5 A3 A1

1 3 5 7 9

2 4 6 8 10

D1 D3 D5 D7 D9 D11 D13 D15 -WR -ACK -R5STRB -R4STRB -R3STRB -R2STRB -R1STRB -R0STRB -STRB A14 A12 A10 A8 A6 A4 A2 A0

11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Fig(6): External bus pinouts.

03/11/99

4:53 PM


External Bus Interface Documentation

16

Appendix B - ISA I/O space description Hex Range 000-01F 020-03F 040-05F 060-06F 070-07F 080-09F 0A0-0BF 0C0-0DF 0F0 0F1 0F8-0FF 1F0-1F8 200-207 278-27F 2F8-2FF 300-31F 360-36F 378-37F 380-38F 3A0-3AF 3B0-3BF 3C0-3CF 3D0-3DF 3F0-3F7 3F8-3FF Device DMA controller 1, 8237A-5 Interrupt controller 1, 8259A, Master Timer, 8254-2 8042 (Keyboard controller) Real time clock, NMI mask DMA page register, 74LS612 Interrupt controller 2, 8259A DMA controller 2, 8237A-5 Clear math coprocessor BUSY Reset math coprocessor Math coprocessor Fixed disk Game I/O Parallel printer port 2 Serial port 2 Prototype card Reserved Parallel printer port 1 SDLC, Bisynchronous 2 Bisynchronous 1 Monochrome display & printer adapter Reserved Color/Graphics monitor adaptor Diskette controller Serial port 1

03/11/99

4:53 PM


External Bus Interface Documentation

17

Appendix C - ISA Interrupt Allocations Level NMI IRQ 0 IRQ 1 IRQ 2 Function Parity, watchdog timer, arbitration time-out, channel check Timer 0 Output Keyboard interrupt input Interrupt input second controller IRQ 8 IRQ 9 IRQ 10 IRQ 11 IRQ 12 IRQ 13 IRQ 14 IRQ 15 IRQ 3 IRQ 4 IRQ 5 IRQ 6 IRQ 7 Serial alternate Serial primary Reserved Diskette Parallel port Real-time clock Redirct cascade Reserved Reserved Mouse Math coprocessor Fixed disk Reserved

NOTE: IRQ 8 through IRQ 15 are cascaded through IRQ 2

03/11/99

4:53 PM